

Claims

Having thus described our invention, what we claim as new and desire to secure by Letters Patent is:

1. A method for forming an integrated circuit on a final substrate comprising the steps of:
 - 5 selecting a first substrate including a base substrate and an at least partially crystalline porous release layer;
 - forming a semiconductor layer on said porous release layer on said first substrate, said semiconductor layer having a bottom surface in contact with said porous release layer and an upper surface;
 - 10 forming at least one semiconductor device in said upper surface of said semiconductor layer;
 - bonding said upper surface of said semiconductor layer to a temporary auxiliary substrate;
 - detaching said semiconductor layer from said first substrate by breaking apart said porous release
 - 15 layer;
 - bonding said bottom surface of said semiconductor layer to a final substrate; and
 - detaching said semiconductor layer from said temporary auxiliary substrate.
2. The method of claim 1 wherein said step of bonding to said temporary auxiliary substrate includes the step of forming an adhesive layer.

3. The method of claim 1 wherein said step of bonding to said final substrate includes the step of forming an adhesive layer.

4. The method of claim 1 wherein said at least one semiconductor device is selected from the group consisting of n-type metal-oxide-semiconductor devices (NMOS), p-type MOS (PMOS) devices, complementary MOS (CMOS) devices, bipolar transistors, bipolar and CMOS (BiCMOS) devices.

5. The method of claim 1 wherein said step of forming at least one semiconductor device further includes the step of forming insulating regions extending through said semiconductor layer.

6. The method of claim 1 wherein said semiconductor layer containing at least one semiconductor device further includes additional layers containing interconnection circuitry.

7. The method of claim 1 wherein said semiconducting layer is selected from the group consisting of silicon, silicon-germanium alloys, silicon-carbon alloys, silicon-germanium alloys containing carbon; the aforementioned materials doped with any element; the aforementioned materials in layered or graded composition combinations; the aforementioned materials in single crystal, polycrystalline, or nanocrystalline form.

8. The method of claim 1 wherein said semiconductor layer has a thickness in the range from 20 to 1000 nm.

9. The method of claim 1 wherein said final substrate further includes the step of forming one of passive cooling and active cooling.

10. The method of claim 1 wherein said final substrate is selected from the group consisting of single crystal silicon, diamond, quartz, crystalline oxides, crystalline or amorphous nitrides,
5 amorphous or glassy oxides, plastics, and organic-inorganic composites.

11. The method of claim 1 wherein said final substrate comprises a base substrate with one or more overlayers selected from the group consisting of highly insulating ($>1 \text{ k}\Omega\text{-cm}$) single-crystal Si, highly insulating ($>1 \text{ k}\Omega\text{-cm}$) single-crystal silicon germanium, highly insulating ($>1 \text{ k}\Omega\text{-cm}$) polycrystalline Si or highly insulating ($>1 \text{ k}\Omega\text{-cm}$) polycrystalline silicon
10 germanium, single crystal diamond, polycrystalline diamond; silicon oxide; aluminum oxide, other metal oxides, aluminum nitride, other crystalline or amorphous nitrides, and mixtures thereof.

12. The method of claim 11 wherein said base substrate is selected from the group consisting of single crystal silicon, diamond, crystalline oxides, crystalline or amorphous nitrides, amorphous
15 or glassy oxides, plastics, and organic-inorganic composites.

13. The method of claim 1 wherein said at least partially crystalline porous layer is selected from the group consisting of at least one porous silicon germanium alloy layer ($\text{Si}_{1-x}\text{Ge}_x$, where $0 < x < 1$ and x may be constant or spatially variable) and at least one porous silicon germanium alloy layer in combination with porous Si.

14. A method for forming an integrated circuit on a final substrate comprising the steps of:
forming a semiconductor layer on a first substrate, said first substrate comprising a base substrate
and an at least partially crystalline porous release layer;

processing said semiconductor layer to form at least one semiconductor device;

5

bonding said semiconductor layer to a final substrate; and

detaching said semiconductor layer from said first substrate by breaking apart said porous release
layer.

15. The method of claim 14 wherein said step of bonding to said final substrate includes the step
10 of forming an adhesive layer.

16. The method of claim 14 wherein said at least one semiconductor device is selected from the
group consisting of n-type metal-oxide-semiconductor devices (NMOS), p-type MOS (PMOS)
devices, complementary MOS (CMOS) devices, bipolar transistors, bipolar and CMOS
(BiCMOS) devices.

15 17. The method of claim 1 wherein said step of forming at least one semiconductor device
further includes the step of forming insulating regions extending through said semiconductor
layer.

18. The method of claim 14 wherein said semiconductor layer containing at least one
semiconductor device further includes additional layers containing interconnection circuitry.

19. The method of claim 14 wherein said semiconducting layer is selected from the group consisting of silicon, silicon-germanium alloys, silicon-carbon alloys, silicon-germanium alloys containing carbon; the aforementioned materials doped with any element; the aforementioned materials in layered or graded composition combinations; the aforementioned materials in single
5 crystal, polycrystalline, or nanocrystalline form.

20. The method of claim 14 wherein said semiconductor layer has a thickness in the range from 20 to 1000 nm.

21. The method of claim 14 wherein said final substrate further includes the step of forming one of passive cooling and active cooling.

10 22. The method of claim 14 wherein said final substrate is selected from the group consisting of single crystal silicon, diamond, quartz, crystalline oxides, crystalline or amorphous nitrides, amorphous or glassy oxides, plastics, and organic-inorganic composites.

23. The method of claim 14 wherein said final substrate comprises a base substrate with one or more overlayers selected from the group consisting of highly insulating ($>1 \text{ k}\Omega\text{-cm}$)
15 single-crystal Si, highly insulating ($>1 \text{ k}\Omega\text{-cm}$) single-crystal silicon germanium, highly insulating ($>1 \text{ k}\Omega\text{-cm}$) polycrystalline Si or highly insulating ($>1 \text{ k}\Omega\text{-cm}$) polycrystalline silicon germanium, single crystal diamond, polycrystalline diamond; silicon oxide; aluminum oxide,

other metal oxides, aluminum nitride, other crystalline or amorphous nitrides, and mixtures thereof.

24. The method of claim 23 wherein said base substrate is selected from the group consisting of single crystal silicon, diamond, crystalline oxides, aluminum nitride, other crystalline or
5 amorphous nitrides, amorphous or glassy oxides, plastics, and organic-inorganic composites.

25. The method of claim 14 wherein said at least partially crystalline porous layer is selected from the group consisting of at least one porous silicon germanium alloy layer ($\text{Si}_{1-x}\text{Ge}_x$, where $0 < x < 1$ and x may be constant or spatially variable) and at least one porous silicon germanium alloy layer in combination with porous Si.

10 26. A method for forming and detaching a semiconductor device layer comprising the steps of

forming a semiconductor layer on a first substrate, wherein said first substrate includes a base substrate and an at least partially crystalline porous release layer, and said at least partially crystalline porous release layer includes at least one porous silicon germanium alloy layer
15 ($\text{Si}_{1-x}\text{Ge}_x$, where $0 < x < 1$ and x may be constant or spatially variable) alone or in combination with at least one porous Si layer; and

detaching said semiconductor layer from said first substrate by breaking apart said porous release layer.

27. A method for detaching a layer from a substrate, said layer initially attached to said substrate
20 by a porous layer which is broken apart by the steps of

introducing a fluid including water into the pores of said porous layer, and

freezing said fluid whereby said fluid expands to break apart said porous layer.

28. The method of claim 27 wherein said steps are repeated in one or more freeze-thaw cycles.

29. The method of claim 27 wherein said substrate is a crystalline semiconductor, and said
5 porous release layer is at least partially crystalline and formed by the step of anodic etching of
said crystalline semiconductor substrate.

30. The method of claim 27 wherein said substrate is a crystalline semiconductor, and said
porous release layer is at least partially crystalline and formed by the step of etching through a
patterned mask.

10 31. An integrated circuit comprising:

a substrate,

an adhesive layer over said substrate,

a semiconductor layer on said adhesive layer, and

at least one semiconductor device in said semiconductor layer, said semiconductor device
15 formed in said semiconductor layer prior to bonding said semiconductor layer to the said
adhesive layer.

32. The integrated circuit structure of claim 31 further including a porous layer below said semiconductor layer.

33. The integrated structure of claim 31 wherein said at least one semiconductor device is selected from the group consisting of n-type metal-oxide-semiconductor devices (NMOS), p-type
5 MOS (PMOS) devices, complementary MOS (CMOS) devices, bipolar transistors, bipolar and CMOS (BiCMOS) devices.

34. The integrated structure of claim 31 wherein said at least one semiconductor device further includes insulating regions extending through said semiconductor layer.

35. The integrated structure of claim 31 wherein said semiconductor layer containing at least one
10 semiconductor device further includes additional layers containing interconnection circuitry.

36. The integrated structure of claim 31 wherein said semiconducting layer is selected from the group consisting of silicon, silicon-germanium alloys, silicon-carbon alloys, silicon-germanium alloys containing carbon; the aforementioned materials doped with any element; the aforementioned materials in layered or graded composition combinations; the aforementioned
15 materials in single crystal, polycrystalline, or nanocrystalline form.

37. The integrated structure of claim 31 wherein said semiconductor layer has a thickness in the range from 20 to 1000 nm.

38. The integrated structure of claim 31 wherein said substrate further includes one of passive cooling and active cooling.

39. The integrated structure of claim 31 wherein said substrate is selected from the group consisting of single crystal silicon, diamond, quartz, crystalline oxides, other crystalline or
5 amorphous nitrides, amorphous or glassy oxides, plastics, and organic-inorganic composites.

40. The integrated structure of claim 31 wherein said substrate includes one or more overlayers selected from the group consisting of highly insulating ($>1 \text{ k}\Omega\text{-cm}$) single-crystal Si, highly insulating ($>1 \text{ k}\Omega\text{-cm}$) single-crystal silicon germanium, highly insulating ($>1 \text{ k}\Omega\text{-cm}$) polycrystalline Si or highly insulating ($>1 \text{ k}\Omega\text{-cm}$) polycrystalline silicon germanium, single
10 crystal diamond, polycrystalline diamond; silicon oxide; aluminum oxide, other metal oxides, aluminum nitride, other crystalline or amorphous nitrides, and mixtures thereof.